Hello World in System Verilog

Weird Algorithm in System Verilog